Methods of designing digital self-checking automate

Authors

  • М.А. Мирошник
  • Э.Н. Кулак
  • Егана Мовсум Алиева
  • Д.Г. Караман
  • Ю.В. Пахомов

Abstract

The concept of the class of self-checking digital devices designed automate model that provides properties of self-checking is introduced and justified as a result of the research. The method of designing self-checking machines, based on a combination of functional and test procedures of diagnosis, using of methods of synthesis of a fully self-checking circuits and synthesis of circuits embedded control test using a compact test methods. The developed method of designing self-checking machines, is based on a combination of functional and test procedures of diagnosis, using of methods of synthesis of a fully self-checking circuits and synthesis of circuits embedded control test using a compact test method. The method of designing  a self-checking automate is developed, based on self-checking and functional test procedures and diagnostic using synthesis methods of completely self-checking circuits and circuits of embedded test methods using control with a compact testing is elaborared in the work.

Proposed method is versatile and could be used both for digital control system design and for design of reliable cryptographic data protection modules.

References

Bertoni, G. et al. Error analysis and detection procedures for a hardware implementation of the advanced encryption standard // IEEE Transactions on Computers. – 2003. – Т. 52. – №. 4. – P. 492-505.

Di Natale, G., Flottes, M. L., Rouzeyre, B. On-Line Self-Test of AES Hardware Implementations // The 37-th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2007.

Blömer, J., Krummel, V. Analysis of countermeasures against access driven cache attacks on AES //International Workshop on Selected Areas in Cryptography. – Springer Berlin Heidelberg, 2007. – P. 96-109.

Opritoiu, F., Bozesan, A., Vladutiu, M. Pseudo random self-test architecture for Advanced Encryption Standard // Design and Technology in Electronic Packaging (SIITME), 2013 IEEE 19th International Symposium for // IEEE. – 2013. – P. 271-276.

Mathew, J. et al. On the synthesis of attack tolerant cryptographic hardware // 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip // IEEE. – 2010. – С. 286-291.

Дербунович, Л. В., Караман, Д. Г., Методы функционального диагностирования ошибок шифрования в симметричных криптографических системах // Вестник НТУ «ХПИ». – №57. – С. 81-86.

Дербунович, Л. В., Караман, Д. Г., Пащенко, Т. Н. Метод синтеза древовидных легкотестируемых логических схем // Вестник НТУ "ХПИ". Автоматика и приборостроение. – 2009. – Вып. 23. – С. 64-70.

Мирошник, M. А. Метод проектирования строго безопасных автоматов локомотивной сигнализации. / Дербунович Л. В., Малиновский М. Л., Караман Д. Г., Мирошник М. А. Осипенко А. Н. // Інформаційно-керуючі системи на залізничному транспорті. – 2012. – №5. – С. 25-42.

Кулак, Э.Н., Ларченко, Л.В., Филиппенко, И.В. Метод анализа тестопригодности цифровых схем при генерации взвешенного псевдослучайного теста // Науч.-техн. и практ. журнал. – Уральск : ТОО «Уралнаучкнига», 2014. – № 42 (121). – С 70 -78.

How to Cite

Мирошник, М., Кулак, Э., Алиева, Е. М., Караман, Д., & Пахомов, Ю. (2016). Methods of designing digital self-checking automate. Radiotekhnika, 4(187), 124–131. Retrieved from http://rt.nure.ua/article/view/210918

Issue

Section

Articles